SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices

 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Bill Jackson who wrote (80254)11/17/1999 10:53:00 AM
From: Jim McMannis  Read Replies (1) of 1570942
 
Someone PMed me this message from the RAMBUS thread. Apparently a section of it went right over Pauls head or was it Elmers...
RE:"To: +Dan3 (34660 )
From: +Tenchusatsu
Monday, Nov 15 1999 7:24PM ET
Reply # of 34773

Dan, MPR 10/25/99 mentions, among many other things, that an
upcoming dual-EV6 bus chipset is being developed by Alpha Processor
(API). It will support either dual-21264 or dual-Athlon processors in Slot
B configuration. Each bus will run at 200 MHz. It also has a
dual-channel 200 MHz DDR SDRAM memory subsystem. MPR also
expects it to support AGP-4x and PCI-66/64 as well, but I doubt they're
very sure about that. API expects to sample this chipset late this quarter.
(That probably means a 2H 2000 release.)

Get this: the single north bridge of this chipset will have a pin count
above 1,000, roughly double the pin count of Intel's 840 north bridge.
Mind you, that's not a trivial issue, but I guess if API/AMD feels it's OK,
then who am I to argue?

Tenchusatsu"

Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext