Formerly About Advanced Micro Devices Message Board

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next

To: Process Boy who wrote (80925)	11/24/1999 1:39:00 AM
From: Petz	Read Replies (2) of 1574038

PB, can you comment on the following aspect of the CuMine design? It seems to me that the enhanced L2 cache is quite a bit of overkill for the P6 core. When combined with a core that includes a few more execution units, such as I expect on the Willamette, the enhanced L2 will really shine. AMD seems to be taking a different tack. Rather than going for a super fast L2, they improved the L1 (huge 128K) so that L2 accesses are less frequent. This is why 1/3 speed L2 vs. 1/2 speed L2 makes little difference on some benchmarks I've seen. AMD's choice was very good for their 0.25 generation part because there's no room on the die for a full speed L2. Because of the big L1, AMD may only get 10% improvement in SPECint when they have a full speed L2. Petz

Report TOU Violation

Share This Post

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next