SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Tenchusatsu who wrote (81422)11/29/1999 3:46:00 PM
From: Ali Chen  Read Replies (1) of 1574574
 
<AMD has NO CHOICE but to reduce the L2 cache speed on the new Athlons, because...>

When designing Athlon, AMD HAS MADE A CHOICE to
stay with industry-standard SRAMs, and not go
against the industry and waste resources making
their own. Therefore they CHOOSE a flexible
backside interface to SRAMs allowing them to
accomodate ANY off-the-shelf SRAM. ANY.

It was a SMART decision. Intel was stupid by
not thinking far enough and choosing the fixed
2:1 interface for their P-II.
YOU ARE STUPID. PERIOD.

As far as your typical FUD about so-called
performance penalty, read on this:

"As we discovered in our overclocking tests,
changing the L2 cache divider on the Athlon
to 1/3 didn't effect the performance of the
Athlon too badly at all."

anandtech.com

Drop the subject, you inept stubborn nerd!
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News