Formerly About Advanced Micro Devices Message Board

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next

To: Saturn V who wrote (82653)	12/11/1999 4:54:00 PM
From: Ali Chen	Read Replies (1) of 1572299

Saturn5, <I think that you are assuming that the SRAM is running at the same clock speed as the processor clock. Surprisingly (unlike the Celeron) the SRAM on the Coppermine runs at half the processor clock speed. Thus the SRAM will not be the bottleneck for the processor. Thus there may be more headroom than you think.> I think that you have very vague idea what you are talking about. Nobody is saying that SRAM is a bottleneck speed-wise, and the half-speed 32-byte parallel L2 on Floppermines is also well known. From posts of WATSONYOUTH it is quite apparent that he knows what he is talking about, but you are not. It is customary for process "boys" to demonstrate new process capabilities using SRAM. However, the combinatorial logic depth in SRAM decoders under-represent the gate complexity of pipe stages in super-pipelined CPUs, therefore 1.16GHz is not a direct indication of how well the x86 pipeline will fare. <I think that design tweaks on the logic circuitry will also give a significant speed enhancements > The main Pentium-Pro core pipeline has been in design revisions for many years. You seem to think that there are many opportunities left. "Significant".

Report TOU Violation

Share This Post

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next