Formerly About Advanced Micro Devices Message Board

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next

To: Saturn V who wrote (82704)	12/12/1999 1:15:00 AM
From: Elmer	Read Replies (1) of 1572442

Re: "I got it from the Microprocessor Design Report in the last few months when it covered the Coppermine. I was just as surprised as you are, since a half speed cache appears to be a step backward. (It was the October or November issue, and I could fax it you)." Wrong Saturn. The CuMine L2 cache is full core speed. It's well documented. Check the Intel website. developer.intel.com "Versions that incorporate 256 KB Advanced Transfer Cache (on-die, full-speed level 2 (L2) cache with Error Correcting Code (ECC)[CuMine] or versions that incorporate a discrete, half-speed, 512 KB in package L2 cache with ECC[Katmai]. EP

Report TOU Violation

Share This Post

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next