SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Tenchusatsu who wrote (83698)12/20/1999 5:11:00 PM
From: Charles R  Read Replies (1) of 1572271
 
<The only problem now is validation. It's not easy to rearchitect an L2 cache in the limited time frame that AMD has, especially if they decided to implement a victim cache. Cache coherency is never a fun thing to validate. But then again, who said competing against Intel was easy?>

This is one of the elements of the risk-reward ratio I mentioned a post or two back. Whatever L2 AMD adds should give them enough marketing advantage to make the whole effort worth it.

<Anyway, Spitfire's 64K L2 cache sounds very interesting. I wonder how it will compare to Intel's upcoming Coppermine-128.>

Slightly ahead of CuMine-128 and parity with CuMine-256 in integer code?
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News