SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices

 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Goutam who wrote (84886)1/4/2000 5:05:00 AM
From: Process Boy  Read Replies (1) of 1572507
 
Goutama - <This is about L2 cache - which consists of two chips(?) surface mounted on the Athlon module. IMHO, the DDR SRAM chips initially may cost about 40%-60% more than its counterpart SRAM chips (the die size would be just 5% more for DDR).>

Thank you.

<If true, I don't think it would be any problem for AMD in collecting the extra premium required to defray the additional cost, due to Athlons enhanced performance(rumored) with DDR L2 cache.>

AMD may not have "a problem" defraying the additional cost, if the system clearly demonstrates a performance advantage to a particular market segment and is appropriately and effectively marketed to the intended target . However, I'm of a manufacturing bent, and I'm always interested in cost structure, as it does (at least in Intel's case) have a major impact on margins.

Of course, this is still just a rumor, which begs the answers to many questions, of which the list would be large.

Still, this is a very interesting rumor. Thank you for compiling its sources in aggregate.

PB
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext