Formerly About Advanced Micro Devices Message Board

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next

To: Bill Jackson who wrote (88096)	1/19/2000 3:45:00 PM
From: Petz	Read Replies (2) of 1572405

Bill, re:<Petz, What about the gain from clock synchrony?> You're absolutely right. The weird 2/5 L2 cache ratio in the 750 and 800 MHz Athlon does cause a small penalty. If you had my spreadsheet that calculated the 11% benchmark improvement for full speed cache, you'd see that the actual result for the 2/5 clock ratio is below the line fit and the 1/3 and 1/2 (better synchronized) results are above the trendline. We should see these on-die cache Athlons coming out of Dresden sometime in Q2. My guess is April if everything goes perfect, June if they find a bug that needs a mask revision. I wonder if the 900 MHz copper Athlon that Sanders demo'ed had an on-die L2 cache? Petz

Report TOU Violation

Share This Post

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next