Formerly About Advanced Micro Devices Message Board

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next

To: kash johal who wrote (91442)	2/4/2000 6:30:00 PM
From: Hans de Vries	Read Replies (2) of 1575984

Kash: Re The CPU core only has 128K l2 cache not 256K I believe - so say 80mm2. The graphics and chipset and memeory controller may get up to 50mm2 max IMHO. A 3D graphics core is no small thing. It does several hundred operations per cycle compared to only a few for a processor (believe me, I know what I am talking about). This is the reason that I guess that the Timna die size will be twice as big as the PIII on the same process. somewhere in the 200mm2 area. They may save quite some mm2 on the padring area by going to flipchip packaging. It would be interesting to know the die size of the i810 since this one has integrated 3D graphics. Has anyone on the thread a clue? Hans.

Report TOU Violation

Share This Post

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next