Formerly About Advanced Micro Devices Message Board

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next

To: THE WATSONYOUTH who wrote (91670)	2/5/2000 1:34:00 AM
From: Elmer	Read Replies (1) of 1576357

Re:"I would think that the HE part of the total guardband that Intel is giving the Coppermines is no more than 3%. It would be specced at max Vcc and minimum channel length. Degradation is measured at elevated voltages, a model is created and the degradation is extrapolated back to Vcc max. A spec. is generated and a % guardband assigned. I don't believe they would design the device closer to the edge than (3%) this. So why the high (perhaps 12% total guardband)??? There is some banding for module/tester to module/system offsets and perhaps some banding for not full test coverage of all critical paths. Along with some other minor banding components, I don't see how they need 10%-12% unless maybe they really question the ultimate effect of all the notch non uniformities. I never claimed to be an expert on guardbanding but you evidently know considerably LESS. I would say FRESHMAN at best. I thought your background was test??? Mine is not." My my, I got your dander up didn't I! That's much better than your simple claim of 12% last time. But you are still missing the obvious. Do I need to explain it to you or do you want to take another stab at it? EP

Report TOU Violation

Share This Post

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next