SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Intel Corporation (INTC)
INTC 35.53-1.1%Nov 14 9:30 AM EST
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Paul Engel who wrote (98493)2/8/2000 1:32:00 PM
From: Tenchusatsu  Read Replies (1) of 186894
 
Paul, re: Itanium's BSB bandwidth of 12.8 GB/sec,

At 800 MHz, that would mean Itanium's off-chip L3 cache would have a back-side bus that's 128 bits wide, twice the width of Xeon's BSB. Along with a size of 4 MB, that's going to be one monster L3 cache.

Unfortunately, the L3 cache is off-chip, so the latency isn't going to be so great as compared to an on-die cache. The good news is that I think this will be Intel's last microprocessor with an off-chip cache. Future processors will build on the success of the on-die cache.

<Intel officials said four other IA-64 processors are in the works besides Itanium, code-named McKinley, Madison, Deerfield and one whose name was not released.>

At least one! Intel has grand plans for IA-64.

Tenchusatsu
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News