SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Intel Corporation (INTC)
INTC 35.40-0.4%10:41 AM EST
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: rudedog who wrote (99101)2/15/2000 6:17:00 AM
From: Joseph Pareti  Read Replies (1) of 186894
 
I would appreciate if anyone could verify the following statements about IA-64.

assume the following code
t1 = LOAD a0
t2 = ADD t1,1
t3 = LOAD a1
t4 = ADD t3,1

an out-of-order processor will delay the ADD that is dependent on the load, but it will continue fetching and executing instructions that are not dependent on the LOAD.

The in-order machine (IA-64) will stall all the ADD instructions and will not execute any further instructions until the load completes, resulting in a x-cycle stall, where x depends whether there is a cache hit or miss.
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News