SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Scumbria who wrote (93359)2/15/2000 11:50:00 PM
From: Paul Engel  Read Replies (1) of 1571175
 
SCUMbria - Re: "It would require an extremely deep pipeline and incredibly fast transistors. The cycle time would be 330 ps, which is about the delay for the fastest single latch I've seen. That would allow for zero logic per pipe stage!"

Willamette was designed for GigaHertz.

First silicon is running at 1.5/3.0 Ghz.

Intel has plenty of head room ahead.

The speed path optimizations have yet to begin.

In its current incarnation, it is only an Aluminum/0.18 micron device.

There is plenty of upside ahead in the upcoming Copper/0.13 micron process.

You know the drill.

Paul
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News