Formerly About Advanced Micro Devices Message Board

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next

To: Daniel Schuh who wrote (93836)	2/17/2000 1:01:00 PM
From: Jeff Fox	Read Replies (1) of 1572172

Dan, re: Rambus discussion Again thanks! - another very informative post that will benefit all investors here. You cover the issues really well and add an excellent reference. I think the summary is that Rambus architecture looks better for the future. Once we pass one more generation of silicon technology perhaps its benefits will outweigh its complexity cost. Whatever the outcome at least due to your post investors here understand the issues to watch. One clarification - When comparing pin count please do not forget about all the address and control pins require for SDRAM. All those RASs and CASs add up. All this is multiplexed on the data bus of the RDRAM interface. This results in an even greater pin count savings for Rambus. I'll address your Timna/Willamette question by saying Timna is all about cost, volume and availability. Timna was designed with Rambus from the get go. Apparently there is a solution for SDRAM for Timna for this next year. I would guess this was necessary due to the limited availiblity of RDRAMs and present cost. Jeff

Report TOU Violation

Share This Post

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next