SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices

 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Tenchusatsu who wrote (93950)2/18/2000 1:19:00 AM
From: Scumbria  Read Replies (1) of 1571929
 
Ten,

I'm assuming this allows for faster execution of a string of instructions which are affected by RAW hazards (i.e. the next instruction depending on the results of the previous one). And my assumption is that RAW hazards occur a lot, even with all of the out-of-order execution.

RAW hazards are extremely common. Most instructions are dependent on results from previous instructions.

I'm told by a Willamette guy that the "Fireball" core (as it's internally called) does indeed run at 3.0 GHz.

Intel said that the ALU runs at 3 GHz. That is a far cry from the core running at 3 GHz.

Scumbria
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext