SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Daniel Schuh who wrote (94298)2/20/2000 1:12:00 AM
From: Scumbria  Read Replies (1) of 1574493
 
Dan,

Is "clock skew" a speed of light thing, or do you start seeing transmission line effects? Maybe the chips will have to start running little Rambus thingies internally.

Processors have long wires distributing the clock around the chip. Delays through the wires cause the clock to arrive at different times in different places on the chip. Because of this, a safety margin must be built into the timing analysis to make sure that an early clock doesn't sample before a late clock has resolved.

Typically this clock skew is about 200-300 ps, which would use up the entire 3 GHz cycle time. It will be impossible to go past 2 GHz without a solution to this problem.

Scumbria
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News