SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Ask Michael Burke
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Michael Bakunin who wrote (76551)2/25/2000 12:16:00 PM
From: Steve Lee  Read Replies (1) of 132070
 
Here's a link discussing various memory types. It is very long and in depth. The Rambus discussion starts just over halfway through. Notice the comments about "leadoff time" which affects the first read in a sequence only which I think you are confusing with latency.

dell.com

Also note this part:

"Other emerging PC memory technologies address the need for improved memory performance with higher clock rates and/or transfers on both edges of the clock (for data only). While these techniques are effective, they do not scale well. A PC 133 DDR memory system with a peak bandwidth of over 2 GB/sec may be available within months of the introduction of Rambus; however, the effective bandwidth will still be less than that of Rambus due to Rambus' superior pipelining and command handling. SDRAM efficiencies will be approximately 60 percent while Rambus accesses can be scheduled to reach up to 95-percent efficiency.

Rambus offers a major advantage for future bandwidth expansion. Adding bandwidth with Rambus consists of adding another channel with 33 signal pins. In comparison, an additional SDRAM interface requires 132 pins. Although an additional 132-pin interface may be a reasonable approach for expanding server memory, it is not appropriate for workstations or desktop PCs due to the component cost and system board space required. Moreover, increasing the clock rate or widening the data path beyond PC 133 parameters for a single SDRAM channel will increase the difficulty of controlling emissions, maintaining signal integrity, and meeting timing margins."

Indeed The Tehama chipset I mentioned untilises multiple RDRAM channels giving bandwidth in the tens of GB/s. I'd like to see DDR RAM beat that at nearly 200 pins per channel.

Once you get over 2 RDRAM channels per chipset, there can be problems, this is why this particular Intel chipset consists of modules comprising 4 processors with 2 RDRAM channels per module.
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News