SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Cirruslvr who wrote (95632)2/28/2000 1:38:00 PM
From: Tenchusatsu  Read Replies (1) of 1573433
 
Cirrus, from your link, it seems that Willamette's double-pumped integer unit does in fact handle Read-After-Write hazards:

Results that complete in the earlier half of the clock can (in at least the described cases) be forwarded directly to a computation issued into the second half of the clock.

This is big news in my opinion. A double-pumped integer unit that can handle RAW hazards will be more efficient than doubling the number of units. So even though Willamette has fewer integer units than Athlon (actually, it's more complicated than that), it will be able to execute more instructions per main clock than Athlon. And that's what really counts.

Tenchusatsu
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News