Formerly About Advanced Micro Devices Message Board

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next

To: Elmer who wrote (95770)	2/29/2000 1:16:00 AM
From: Scumbria	Read Replies (1) of 1573624

Elmer, So it behaves exactly like a 3GHz clock for logic that only runs off the leading edge, except that the weenies who can't drop their old clock oriented mindset keep misleading everyone by pointing out that it only 1.5Ghz buy their obsolete definition. It is not that simple. A 3GHz pipeline would require a pair of master/slave latches (or a flip-flop) on each stage. The clock skew (including jitter), setup time, propagation delay, and hold time through the storage elements would eat up almost the entire cycle. At ISSC this year, Intel presented a paper describing the barriers in achieving > 2GHz design. The authors discussed prominently the very difficult issue of clock skew. It is certainly possible to create a combinational circuit that resolves in 300 ps, but that does not equate to a 3 GHz circuit. We are still a long ways away from 3 GHz processors! Scumbria

Report TOU Violation

Share This Post

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next