SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Scumbria who wrote (98716)3/16/2000 2:33:00 PM
From: Petz  Read Replies (1) of 1571040
 
Scumbria, on 2x ALU. At Princeton, I had a professor, Bede Liu, whose research area was the use of asynchronous logic in computer designs. I think the Willy's ALU is pseudo-asynchronous. What I mean is this: all operations inside the ALU execute with a granularity of 1/2 a CPU clock cycle. Adding two numbers might take 1/2 a CPU clock if one of the numbers is 0, 1 CPU clock if one of the numbers is 1, 1.5 clocks in other cases. In other words the completion time might be data dependent. The ALU has a sequence of operations it has to do and it proceeds with the next operation on the same half clock cycle that it completed the last one.

If the ALU were designed in this way, it might just take a few more half-clocks to complete some operations as the CPU frequency rises to 2 GHz.

I haven't had time to read any of the disclosure on Willy, does the above description fit with the limited info that Intel has realeased?

Petz
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News