SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Rambus (RMBS) - Eagle or Penguin
RMBS 87.70-3.8%Nov 18 3:59 PM EST

 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Scumbria who wrote (38772)3/23/2000 11:06:00 AM
From: Ian Anderson  Read Replies (2) of 93625
 
Sorry I meant CAS cycle not RAS cycle.

The reason RDRAM is faster on the second transfer is that it operates concurrently, transferring 128 bits of data and reading the second 128 bits from the DRAM core at the same time. Thus it is ready to start the second transfer almost as soon as the first one finishes. The CAS-to-dataavailable latency is hidden for second and subsequent bytes.

Thats why its called "concurrent RDRAM"
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext