SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Rambus (RMBS) - Eagle or Penguin
RMBS 87.70-3.8%3:59 PM EST

 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Ian Anderson who wrote (38773)3/23/2000 12:54:00 PM
From: Bilow  Read Replies (1) of 93625
 
Re DDR being relatively slower on second accesses. Not so. Given the same peak bandwidth, a DDR system will suffer the same added delay as an RDRAM system. If the DDR has higher bandwidth, as in the Dolphin, then the DDR will have lower delay for the second (and consecutive) accesses. This, of course, assumes data read from the same page, as would be the case for the bytes of a cache line.

SDRAM / DDR allow burst accesses that are designed to support cache fills with excellent efficiency. The figure to look at is peak bandwidth. That will give you how much delay the 2nd, 3rd, etc., accesses take, after taking into consideration the (actual) granularity.

Example. A memory system with a peak access rate of 3.2GB/sec that outputs 16 bytes at a time. (As per certain DDR memory configurations.) Each consecutive 16 bytes read takes 16B/(3.2GB/sec) = 5ns.

-- Carl
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext