SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Rambus (RMBS) - Eagle or Penguin
RMBS 90.19+2.8%Nov 19 3:59 PM EST
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Ian Anderson who wrote (38773)3/23/2000 11:15:00 PM
From: Scumbria  Read Replies (1) of 93625
 
Ian,

Sorry I meant CAS cycle not RAS cycle.
The reason RDRAM is faster on the second transfer is that it operates concurrently, transferring 128 bits of data and reading the second 128 bits from the DRAM core at the same time. Thus it is ready to start the second transfer almost as soon as the first one finishes. The CAS-to-dataavailable latency is hidden for second and subsequent bytes.

SDRAM does the same thing. You can pipeline accesses to consecutive addresses with no missed clocks. The core technology of DRDRAM and DDR is very similar, and both require the same CAS cycles. As a result, DDR and DRDRAM both provide the same bandwidth.

Scumbria
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News