Formerly About Advanced Micro Devices Message Board

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next

To: Joe NYC who wrote (101291)	3/31/2000 1:07:00 PM
From: Bill Jackson	Read Replies (1) of 1573092

Jozef, Having it full speed makes the difference. Half or 3/5 on die is better than off die but not as good as full speed on die. For the on die cache misses it must go down the cache hierarchy and eventually getting the data from main memory as the slowest but surest source(ignore hard drive cached data..~10000 times slower. So an optimization takes place. You put as much cache as close to the CPU and run it at the fullest speeds, making your cost, space and yield tradeoffs. The lower order cache is not usually as fast as so much time is wasted going to get the data off chip that full speed off chip cache is a luxury that few wish to pay for, unless you are in server space? Having a wristwatch gives you the fastest time, watch stopped...go to the clock radio, power out, pickup a transistor radio and tune in the time....nuclear war and all radios are off the air....fly to London and look at Big Ben(the hard drive). It is faster to look at the intermediary caches...even if you get a miss....than skipping them, unless you know they are a miss. Bill

Report TOU Violation

Share This Post

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next