SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: kapkan4u who wrote (106214)4/17/2000 2:49:00 AM
From: Charles R  Read Replies (1) of 1573927
 
Kap,

<The uops density in the trace cache is 5 times worse than the corresponding x86 instructions. In effect, Willamette has an equivalent of a tiny ~16k L1 instruction cache, albeit a fast one.>

Yeah! It looks highly likely that Thunderbird/Mustang will have better CPI than Wilamette for this and other reasons.

<ALUs transistors running at twice the clock speed generate twice as much heat as well. The power has to be delivered and dissipated through the surrounding silicon. This sounds like a severe MHz scalability hurdle.>

Looks like Athlon is at least as handicapped in this regard. The number of execution pipes in Wilamette are fewer than in Athlon.

<If Dell goes with T-bird and Spitfire, then Intel stockholders watch-out. >

If Dell goes AMD, AMD folks should forget about Intel and just party.

Chuck
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News