SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Rambus (RMBS) - Eagle or Penguin
RMBS 92.63+5.1%3:18 PM EST

 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Dave B who wrote (40162)4/18/2000 7:59:00 AM
From: gnuman  Read Replies (1) of 93625
 
Dave B. re<Rambus has announced that this Summer they'll demo RDRAM at 4x the current throughput (6.4MBs) by doubling the width and doubling the speed.>
Any insight into the packaging?
Currently the mother boards and RIMM's appear use 66 pins for data. (16RSL in/out, 17 grnd in/out. (Non ECC). From Intel's 820 chip set design guide:
ftp://download.intel.com/design/chipsets/designex/29063103.pdf
(A big .pdf file, but an interesting read).
Intel states there should be a 10 mil ground trace bracketing each RSL trace to minimize cross coupling of signals. (Page 2-10).
In fact the reason a RIMM seems to require a 184 pin connector is the liberal use of grounds to control impedance, minimize cross talk and prevent image current spreading.
If they double the width of the data channel, wouldn't that add 66 pins to the package?
JMHO's
TIA
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext