SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Rambus (RMBS) - Eagle or Penguin
RMBS 94.82+2.7%Nov 26 3:59 PM EST
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Scumbria who wrote (40486)4/20/2000 1:46:00 PM
From: Ali Chen  Read Replies (1) of 93625
 
<why the 840 latency is so much better than the 820 latency.>
Here is my speculation on this.

First, it is not clear what their program measures.
As we know, it is not easy to separate effects
of latency and bandwidth at software level.

Second, the single-channel RDRAM is 2-bytes wide,
therefore it requires 16 data transfers to get
a cacheline. This requires 2 read Rambus commands,
tightly packed, to achieve
one back-to-back cacheline transfer. I could be
that this back-to-back is frequently interrupted
by other events and rarely happen in practice.
In two-channel 840 it takes a single COL packet
to read the whole cacheline, which will be never
interrupted, and effective latency is better.
Just a theory, could be wrong of course.

- Ali
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News