SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices

 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Scumbria who wrote (107320)4/22/2000 1:20:00 AM
From: Ali Chen  Read Replies (2) of 1573029
 
<There isn't any formula, and it is not consistent from application to application. I base my numbers on trace simulations.>

The hit rate depends on code and data locality, and
therefore there are huge variations totally dependent
on the application. Again, hit rates are different for
code and for data. What year are your traces? SPECint92?

Athlon and Alpha have 64bytes cacheline, Pentiums
have 32Bytes.

<The critical word is always forwarded directly to the execution unit,>
Surprisingly, Rambus does not do this :)

Again, people always forgot about FSB overhead,
TLB handling, and snooping/probing.
The whole article is not professional.

- Ali
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext