SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Rambus (RMBS) - Eagle or Penguin
RMBS 92.35-0.4%Nov 25 3:59 PM EST

 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: jim kelley who wrote (40655)4/24/2000 5:36:00 PM
From: Tenchusatsu  Read Replies (2) of 93625
 
Jim, <So where are the ECC calculations being done and where are the errors being recognized when they occur?>

The memory controller does all of the ECC calculations. It's also responsible for reporting any errors detected in some fashion.

When data is written to memory, the memory controller first calculates ECC, then stores the ECC along with the data. Obviously you need to have room on the DIMM in order to store the ECC syndrome. That requires moving from a 64-bit to a 72-bit bus, which can be implemented on SDRAM either by going from eight to nine chips per single-sided DIMM, or increasing the number of bits per chip from 8 to 9.

Then when data is read back from memory, the memory controller calculates ECC on the data and compares it to what was stored in the DIMM.

Tenchusatsu
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext