SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Dan3 who wrote (108710)4/30/2000 11:24:00 PM
From: Joe NYC  Read Replies (2) of 1571929
 
Dan,

I hope someone who is an EE will step in and liberate us from embarsing ourselves more by speculating how the bus operates, but anyway, here is my theory:

You have a clock that generates a signal:

 _ 
| |_
1234


Now, the CPU has the data lines, that are basically just connections to the outside world that can be at high or low voltage. Suppose you are trying to communicate data string 1011. The voltage on the data line would be

_ __
 _
1234

So the CPU reads the voltage on the data lines 4 times in the cycle and that's how it get's the data. I am not sure if the concept of frequency really applies on the data lines. Suppose you have a string to all zeros. The lines would be low all the time. If you had 10101010, it would in fact look like a sine wave at twice the frequency.

Joe
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News