SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Scumbria who wrote (109462)5/5/2000 10:53:00 AM
From: Ali Chen  Read Replies (1) of 1577836
 
<System level benchmarks will show more improvement for T-Bird, because of the faster cache.>

I think you are incorrect. There will be no visible
improvements as long as AMD stays with 100/200
FSB speed. No matter how you play caches (256
plus-minus, inclusivity, associativity, replacement
policy, whatever), the cache miss rate will remain
in the same ballpark. As we both know, the
"system-level" apps/benchmarks are at least
50% memory latency limited. Improving "speed" of
caches will affect the other 50% of run-time by
5-10% due to better IPC, so the overall effect will
be 2-5%. It is easy to see by comparing Athlon
benchmarks with cache speeds at 1/2, 2/5, and
1/3 core speeds. In contrast, going
with 133(266)133 gives you 33%/2=15% instant
performance improvements. I guess some dolts
at AMD still did not get this simple math. Sad.
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News