Formerly About Advanced Micro Devices Message Board

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next

To: Mani1 who wrote (111936)	5/22/2000 5:15:00 PM
From: Joe NYC	Read Replies (1) of 1573849

Mani, Petz: I did read someplace that TBird will stick with 100MHz x 2 FSB. 133 won't come until Mustang Mani: TBird will be 200 MHz bus until there is a DDR chipset. At that time it will be 266 MHz, same as the memory. What happens if the DDR chipsets come before Mustang, which now seems likely. The chipsets could operate at 100 MHz x 2 and still be DDR. I don't know about all the technical issues involved, but I think Athlon and TBird would benefit from 133 MHz FSB, regardless of timing of DDR. We already have PC-133 memory widely available, and I believe a synchronous clock between the memory and CPU would be a lot more efficient than Via's FSB + 33 solution (performance wise). This brings up the question of multipliers. For the same chip to be ready to go from 100 MHz to 133 MHz FSB, it will need to multiplier unlocked. I don't think the same tools available to Slot solution will work in Socket solution. I think the chip will need to be either clock locked or unlocked. There is no middle ground. Unless there is some way for the chip to detect the FSB and adjust the multiplier automatically. Joe

Report TOU Violation

Share This Post

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next