SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Intel Corporation (INTC)
INTC 35.10+2.3%3:59 PM EST

 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: wily who wrote (103675)5/26/2000 10:29:00 AM
From: Tony Viola  Read Replies (3) of 186894
 
Wily, >How much die space is occupied by level II cache on
a) Coppermine w/256kbits
b) Xeon w/1 or 2Mbits

in mm^2 and % ?

What kind of memory cell is used -- is this SRAM?


I can answer one of those questions, and straighten out one storage unit of measure. For the second part, it's kilobytes, or megabytes (8 bits per byte) not KB or MB in this case. Individual DRAM or SRAM chips are usually spec'd in terms of megabits, like 256 Megabits per chip these days. But, storage systems or memory functions, like the RAM or hard drive in your computer, or L1 or L2 cache are spec'd in terms of bytes, kilo, mega or giga. The L2 cache is definitely SRAM (no refresh required). For your first and maybe most important Q, % of space of the L2s, I don't know. It is a LOT for the new Xeons, I know that. Maybe Elmer knows?

Tony
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext