SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Intel Corporation (INTC)
INTC 35.26+2.7%3:31 PM EST

 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: THE WATSONYOUTH who wrote (103690)5/26/2000 12:57:00 PM
From: wily  Read Replies (2) of 186894
 
I will guess that the 256K L2 SRAM on Coppermine (in .18um groundrules) is around 20mm2 The cell size is probably about 5.5um2.

That is enormous! An Intel Etox Flash cell @ .25um design rules is 0.38um^2 (12L), or 1/15 the size of the SRAM cell. May I ask how you came up with your numbers (just curious)?

Based on a 5.5um^2 cell, 2MBytes or 16Mbits (on the Xeon) would take up 88 million um^2. There are 40 million um^2 on a 1/4" X 1/4" chip (which I believe is about standard for DRAM chips), so the memory area on a Xeon is twice the area of a DRAM chip. (Would you like some logic with that memory?)

wily
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext