SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Intel Corporation (INTC)
INTC 37.81-4.3%Dec 12 9:30 AM EST
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Scumbria who wrote (103745)5/27/2000 11:21:00 PM
From: wily  Read Replies (1) of 186894
 
Scumbria,

The L2 can also deliver data at the full core clock speed, so it also runs at 1ns.

I'm not certain what the latency of the PIII L2 is, but it is probably not accessed until after an L1 miss. It is likely about 4-7 clocks after the L1 access begins.

You have to fill in the blanks for me: what is the minimum physical write time for a L2 memory to be practical?

Do you happen to know what the physical write time is for an on-die SRAM cell? Why is off-die SRAM so much slower?

Thanks,
wily
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News