SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Scumbria who wrote (114172)6/4/2000 10:52:00 PM
From: wily  Read Replies (1) of 1576849
 
Scumbria,

Another performance boost will come from increasing the frequency of the
secondary cache. The integrated cache runs at the same speed as the processor
core. The off-die Athlon cache was originally intended to run at half the speed
of the processor. But Bode said off-die cache speeds have reached a ceiling in
the mid-300-MHz range. Chips with processor cores exceeding 700 MHz have
suffered a performance hit because the L2 cache runs at less than half the speed
of the processor core. McCarron said one recently produced 1-GHz Athlon featured
a 350-MHz cache-just a bit better than one-third the speed of the core.
Message 13825731

What limits the speed to 350MHz in this instance (i.e., off-die L2 SRAM caches)?

wily
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News