SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Intel Corporation (INTC)
INTC 40.78+0.7%Dec 10 3:59 PM EST

 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Paul Engel who wrote (103962)6/5/2000 12:53:00 AM
From: Tony Viola  Read Replies (1) of 186894
 
Paul, In other words, The ThumperTurd gains NO SPEED ADVANTAGE over the standard Wipey - but adds 18 sq. mm. to the die size !!!

One tidbit I picked up from Anand's writeup, based on his L2 cache description, is the startling fact that T-chicken still has a 64 bit L2 data path, vs. PIII's 256. Looks like AMD tried to make up for this by doing exclusivity between L1 and L2 (inclusive for Intel), and 16-way set associative in the L2 vs. 8-way for PIII. Anand's article explains these very well, I think. Sometimes, raw chip design and processing prowess, like being able to lay down 256 data lines to an L2, beat out flashy architecture and logic design. That is the case here I'm sure.

anandtech.com

Tony
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext