SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Scumbria who wrote (114293)6/5/2000 3:47:00 AM
From: Tenchusatsu  Read Replies (1) of 1574786
 
Scumbria, <An L1 cache has to do address translation and tag comparison in one or two cycles. An L2 cache has several more cycles to do the tag comparison, and higher associativities need not impact performance.>

So what you are saying here is that L1 needs to do the translation and comparison in one or two cycles, which is why it doesn't have such a high associativity. Isn't that kind of supporting my original point, that a higher associativity translates to a longer L2 latency (including the address translation and tag comparison)?

Tenchusatsu
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News