SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Tenchusatsu who wrote (114400)6/5/2000 3:01:00 PM
From: EricRR  Read Replies (1) of 1574483
 
Scumbria, <If the T-Bird L2 is really 11 clocks latency, that indicates some other (serious) problem with the design.>

Perhaps you're right. I'm sure if AMD could have reduced that latency by going from a 16-way to an 8-way L2 cache, they would have.

Tenchusatsu


First, is this 11 clocks with or without the L1 miss latency?

Second, is it true that a higher latency is needed to design the core to be taken to higher frequencies? If so, can one guess at the max frequency by looking at the latency limit?
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News