SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: kapkan4u who wrote (114925)6/8/2000 2:00:00 PM
From: EricRR  Read Replies (2) of 1571896
 
I found this old post from Tench:

Message 13030478
And Willamette's FPU will not run faster than 700 MHz.
Tenchusatsu


Was he joking? Does Willy's FPU really run at half clock speed? (I thought it was only SSE and MMX) Also I thought that Willy had a unified integer/FPU decoding pipeline. How can the FPU run at a different speed than the integer if they use the same decoding pipeline?

Also can anyone guess as to what effect the trace cache architecture would have on the performance of server type applications? Would it make L2 cache hits slower?
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News