SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : WDC/Sandisk Corporation
WDC 174.21+6.9%Nov 10 3:59 PM EST

 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Allegoria who wrote (12465)7/3/2000 11:11:34 AM
From: wily  Read Replies (1) of 60323
 
Eric,

I found your link to the SSTI white paper very informative regarding Flash construction and operation differences. My question would be, why hasn't SSTI, if they have such a powerful advantage with their design, attacked the card market more aggressively?

The article claims that manufacturing efficiency is the number one determiner of cost -- but that's simply not true. Bit density can have an overwhelming effect on cost: I don't know quantitatively what the difference is, but NAND Flash is supposed to have a slightly smaller cell size than NOR Flash. I think that NOR is typically 12L^2, where
L = photolithography limit, eg., .18um
I'm guessing that for NAND cell size = 10L^2.

Next, NAND producers are able to do 2 bits/cell at a 30% cost penalty, which gives them an effective cell size (factoring in the cost penalty) of about 7.5. That is a huge advantage over NOR if NOR can't do multi-level cells.

So, that is a major omission from SSTI's analysis in their white paper.

wily
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext