SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Advanced Micro Devices - Moderated (AMD)
AMD 218.88-1.1%1:42 PM EST

 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Mani1 who started this subject7/5/2000 2:02:19 PM
From: EricRRRead Replies (2) of 275872
 
Summary: AMD's new duel instruction set patent, and discussion by Erik Corry, Hans, ect.

There is a thread on JC's discussing a new AMD patent.
jc-news.com

The patent is basically for processors which use two instruction sets, and the examples include something which is VLIW -like. This patent could be related to sledgehammer.

Embedding two different instruction sets within a single long instruction word using predecode bits

Abstract

A microprocessor optimized to execute two instruction sets in a long instruction word (LIW) format. One instruction set may have variable length instructions. The microprocessor has
an alignment unit configured to detect variable length instructions as they are fetched from an instruction cache, and then embed the variable length instructions within a long instruction
word. The long instruction words are stored in a central window until they are executed by a number of functional units. A number of the microprocessor's functional units may be
configured to execute instructions from both instruction sets. These dual instruction set-capable functional units may be used in conjunction with an MROM unit configured to translate a
subset of instructions from one instruction set into less complex instructions in either instruction set. The central window may be configured to shift the order of the long instruction words
before they are issued in order to minimize the amount of time the functional units are idle. The central window may be replaced altogether by a series of reservation stations. A method
for operating a microprocessor with two instruction sets is also disclosed.


164.195.100.11
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext