SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Cirruslvr who wrote (120399)7/17/2000 2:29:08 AM
From: Scumbria  Read Replies (2) of 1571714
 
Cirrus,

This is cool. We actually have something technical to discuss on the thread!

I only partially buy AMD's justification for the narrow L2 datapath. The large L1 minimizing L2 accesses argument is quite valid. However, Pete Gerassi described the 11 cycle latency of the L2 as being largely due to 4 cycles of L1 linefill, and 4 cycles of L1 eviction (because of the narrow datapath.)

Eleven cycles of L2 latency is too long, and undoubtably has a significant impact on performance. The T-Bird L2 is certainly less important than the PIII L2, but a faster L2 would improve benchmark scores by several percent.

Scumbria
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News