SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Rambus (RMBS) - Eagle or Penguin
RMBS 113.83-6.4%Jan 30 9:30 AM EST
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Bilow who wrote (47289)7/17/2000 1:24:42 PM
From: Tenchusatsu  Read Replies (1) of 93625
 
Carl, <It is obvious that 3.75ns added to every memory read is a substantial latency difference, surely enough to be visible in modern computers.>

When you are talking about average latencies of 70 to 100 nsec per memory access, 3.75 nsec is but a small penalty. As I said time and time again, the design and architecture of the chipset itself impacts latency much more than the latency difference between SDRAM and RDRAM.

Tenchusatsu
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2026 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News