SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Scumbria who wrote (120410)7/17/2000 9:43:15 PM
From: Cirruslvr  Read Replies (2) of 1571087
 
Chuck and Scumbria,

Thanks for your responses. I guess it's all about the latency baby!

Interesting thing about Willy is its L1 D-cache has a 2 clock latency, as opposed to the Athlon and PIII's 3 clock. azillionmonkeys.com

Mustang is supposed to have a new transistor design. zdii.com Could AMD design a lower latency L2 cache if the transistors are "better"? If not, what are the manufacturing limits to designing a lower latency L2 cache?

Anyone else who thinks they know an answer, please reply. Kapkan, Hans, TWY, Paul, ... PB with the manufacturing question? OK, so that's a long shot!

Thanks.
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News