SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Advanced Micro Devices - Moderated (AMD)
AMD 200.98+1.4%3:59 PM EST

 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: RDM who wrote (2830)7/29/2000 12:24:56 AM
From: ScumbriaRead Replies (4) of 275872
 
RDM,

Longer pipelines deliver higher clock rates, though there is an optimum length after which you start getting diminishing returns.

The penalty for a longer pipe is fewer instructions executed per clock. The reason for this is that events which cause the pipeline to flush (branch misprediction, interrupts, etc.) take longer to recover from with a deeper pipeline, resulting in a lower average IPC (instructions per clock.)

Performance is measured in MIPS (millions of instructions per second.) This is calculated as:

instructions/second = instructions/clock * clocks/second

Generally speaking, a deeper pipe produces more MIPS, though it appears that Intel may have deepened the pipe past optimal on Willy (28 stages.)

Scumbria
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext