SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Rambus (RMBS) - Eagle or Penguin
RMBS 90.19+2.8%Nov 19 3:59 PM EST

 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Voltaire who wrote (49217)8/9/2000 1:35:11 AM
From: NightOwl  Read Replies (1) of 93625
 
Lets see now,

We'll have the CPU interface, the Cache interface, the chip set's comptroller interface, the "Memory Protocol Translator" interface, and finally the DRDRAM interface.

I predict this baby will have a tough time besting an old K-6III with a 100MHz fsb in any multitasking environment. ...Then again maybe there putting 2Mb of fast SRAM cache/cash on the MB too. Vitesse apparently is a piker when it comes to Aggregates in this commodity business. (Hee Hee:8)

Now let me get this straight. We're putting the graphics chip inside the brick and we're adding a MPT to the MB. I wonder if this is what they had in mind when they came up with SOC?

0|0
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext