SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Advanced Micro Devices - Moderated (AMD)
AMD 258.86+2.0%1:24 PM EST

 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: kash johal who wrote (4676)8/11/2000 11:52:15 PM
From: ScumbriaRead Replies (2) of 275872
 
Kash,

Merced uses EPIC so IPC is much higher than current x86 approach. Max is around 8 : min say 2x AVG of 4x for typical due to compiler difficulties etc. Thats maybe equivalent to 3.2Ghz 64 bit clocks.

There are a number of flaws in your assumptions here.

1. Your guesses about EPIC IPC values are probably too high.

2. Most x86 instructions are the equivalent of three or four EPIC instructions, so you need to divide EPIC IPC by about 3.0 to get an apples to apples comparison.

3. The code density of EPIC programs is terrible, causing poor cache performance.

Merced will run desktop software slower than fast x86 CPU's. The only value which Merced may offer is for server applications.

Scumbria
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext