Intel Corporation (INTC) Message Board

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Intel Corporation (INTC)

INTC 35.53

-1.1%

Nov 14 9:30 AM EST

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next

To: semiconeng who wrote (107564)	8/14/2000 11:47:05 PM
From: Dan3	Read Replies (1) of 186894

Re: Sorry Joe, the numbers don't add up Edge loss alone will account for at least 50 die. Cutting loss takes wafer area used by each die up to about 140mm2. Start at about 175 max for a perfect yield of whole chips from each wafer. Now remember that it takes about a quarter to go from wafer to chip so Q3 output corresponds to Q2 production when wafer starts at Dresden were ramping up from 600 per week. So 1500 Austin + 750 (average) Dresden WSPW equals 2250 wafers per week times 175 times 13 weeks gives a max theoretical yield of 5.1 million and a final yield of 70% if they're going to sell 3.6 million chips this quarter. Intel was getting up to 1 million die per week from a FAB that does 10K wafers per week and is pretty much dedicated to Coppermine. At 104 mm2 the wafer area used would be about 125mm2 to account for cutting losses and an edge loss of about 60 gives a max theoretical yield of about 190 die per wafer. So 10,000 times 13 times 190 is about 25 million out of which they got fewer than 13 million useable die (a 1 million die week was a big deal) and a final yield of less than 52%. And the bin split is lower. :-) Dan

Report TOU Violation

Share This Post

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next