Advanced Micro Devices - Moderated (AMD) Message Board

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Advanced Micro Devices - Moderated (AMD)

AMD 215.32

-0.2%

Dec 30 3:59 PM EST

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next

To: pgerassi who wrote (5148)	8/15/2000 5:06:30 PM
From: Saturn V	Read Replies (3) of 275872

Dear Pete, 80386(80286) used pipelining where as 8086 did not. 80286(80386) overlapped instruction execution with a prefetch and predecode of the next instruction.[ You may be refering to the 80287 and 8087 ,the math coprocessors, while I am talking about the CPU ]. For each branch instruction, the next instruction was not valid, this and involved a branch penalty. This penalty did not occur for the 8086. However our comparison is the "Pentium II( or III)" vs "Pentium 4", and the penalty for branch misprediction caused by the longer pipeline. A much closer example is the "Pentium" vs "Pentium II (or III)". The Pentium II (III) has a longer pipeline of 12 stage vs about 4 stages on the Pentium. So by Scumbria's reasoning the Pentium II( III) should have a lower IPC, than the Pentium. But as we all know that is not the case. The "out of order execution" and better branch prediction give a higher IPC. Similarly the longer pipeline on the Pentium 4 will be offset by better prediction, and doubly clocked ALU.

Report TOU Violation

Share This Post

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next